Future portable imaging products can benefit from the integration of a detector, analog-to-digital converter, digital processing, and data storage within a single chip. One approach combines these components into a processing element that can be tiled into a focal plane processor (FPP) array. Silicon area tradeoffs among the detector, analog interface, processing, and storage can influence system performance. This paper presents a technique that combines area models for each component of the tiled cell to evaluate system implementation alternatives for a 650mm2 FPP array with Quad-CIF (176 x 144) resolution. A pixel design tool enables comparisons of architectural design choices such as fill factor and data storage. Reducing data storage can increase fill factor. However, this sacrifices versatility in the application suite. Future work includes the development of performance models of each component based upon its physical implementation in silicon.
INTRODUCTION
Today's society has placed a huge emphasis on multimedia processing devices for both work-related and recreational tasks to provide users with bundled information of video, audio, and text. In addition, these devices must accommodate a mobile society by encapsulating functionality within portable products. Inexpensive imaging chips are being incorporated into a wide range of devices such as video and still cameras, laptops, portable data assistants (PDAs), and even children's toys. One technique is the use of smart pixels [I] to create an embedded imaging system. A processing element (PE) tile is replicated to form a focal plane array imager with integrated analog to digital conversion and SIMD processing. This moves the computation closer to the data acquisition to reduce the storage requirements of the system. Data parallel processing on the focal plane offers superior performance and efficiency for early image processing applications such as convolution and median filtering [2, 3] .
However, digitizing and processing a pixel at the detection site presents new design challenges [4-61. The most significant issue is silicon area allocation, since in single-level VLSI, the detector, the analog-to-digital converter, the digital processing core, and the memory compete for silicon area in a small replicated tile. The .wide range of design techniques and metrics for these components leads to a complicated design problem. 
DIGITAL PIXEL COMPONENTS
A programmable digital pixel 191, integrates the functionality of data acquisition, analog-to-digital conversion, image processing, and memory into a single processing element (PE). Photodetection gathers the light intensity for the selected image. Oversampling deltasigma techniques perform the conversion to the digital domain. Arithmetic and logical functions form the basis of the processing core. Data storage provides the resources for the calculated intermediate and final values of a given image application. This tile element is replicated to form a focal plane array imager with integrated analog-to-digital conversion and SIMD processing. The design challenge of the digital pixel is the allocation of limited resources while delivering high performance and high efficiency, since in single-level VLSI, the detector, analog-to-digital converter (ADC), digital processing, and storage compete for silicon area.
RESEARCH STATUS
The development of a pixel design tool provides a common context for component area models within an integrated pixel processing array. The development of area models for the components is described in [3] . The technology feature size is 120nm. The digital architecture uses a 12-bit datapath. The pixel design tool has been implemented to correlate data storage to fill factor for a target system. The pixel to processing element (PPE) ratio is 1:l for the device. Using the area for a single PE, the maximum resolution is calculated for a fixed chip area. The design is bounded within a total area equal to 
